A Selection Strategy of Test Node in Analogy Circuit with Sensitivity